当前位置：
首页 资源下载
搜索资源 - system generator xilinx
搜索资源列表
-
0下载：
本设计以凌阳16位单片机SPCE061A为核心控制器件，配合Xilinx Virtex-II FPGA及Xilinx公司提供的硬件DSP高级设计工具System Generator，制作完成本数字式外差频谱分析仪。前端利用高性能A/D对被测信号进行采集，利用FPGA高速、并行的处理特点，在FPGA内部完成数字混频，数字滤波等DSP算法。
-
-
0下载：
本应用指南着重探讨了正交调幅 (QAM) 信号的基带解调，特别描述了分数率抽取电路模块的使用。本应用指南也对多相抽取滤波器结构进行了简介，讨论了分数率抽取电路及如何使用Xilinx System Generator 8.1i 实现它，并给出了实现结果。
-
-
0下载：
使用MATLAB为System Generator for DSP创建IP,The use of MATLAB for System Generator for DSP to create IP
-
-
0下载：
In this paper, a new method is introduced to implement chaotic generators based on the Henon map and Lorenz chaotic generators given by the state equations using the Field Programmable Gate Array (FPGA). The aim of this method is to increase the freq
-
-
0下载：
MATLAB实现ASK, OOK, FSK, BPSK, QPSK, 8PSK调制源代码-Free Source Code for ASK, OOK, FSK, BPSK, QPSK, 8PSK
Digital Modulation in FPGAs Xilinx using system generator (ASK, BPSK, FSK, OOK, QPSK)
-
-
0下载：
Xilinx system generator的上手指南，system generator用于在matlab中使用simulink设计硬件，很方便-guide of system generater by Xilinx
-
-
2下载：
基于软件无线电的SFF平台，采用Xilinx System Generator实现的数字上变频器-SFF platform based on software radio, using Xilinx System Generator to achieve digital upconverter
-
-
0下载：
Advanced Xilinx FPGA
Design with ISE
Objectives
Describe Virtex™ -II advanced architectural features and how they can be used to
improve performance
• Create and integrate cores into your design flow using the CORE Generator™
-
-
0下载：
xilinx system generator example of PID control of a system
-
-
1下载：
介绍了在xilinx环境中利用system generator设计数字上变频DUC/数字下变频DDC的流程，对于初学者很有帮助-introduced the design of DUC/DDC using system generator under xilinx, it s quite helpful to fresh
-
-
0下载：
This a Simulink model that demonstrates an algorithm that applies wireless security on physical layer. The demonstration is based on 802.11a (simplified) and receiver is implemented on Xilinx Virtex 4 FPGA.
The RAR file inlcudes 2 files:
1. Simul
-
-
0下载：
mathematical opering using xilinx system generator
-
-
0下载：
使用System Generator建立一个Xilinx FPGASpartan6的流水灯实验。这个博客上有详细的说明。
http://www.openhw.org/wenlong0601/blog/12-02/238496_e3f50.html-Using System Generator to create a Xilinx Spartan6 light water experiment. Are described in detail on this blog. http://www.
-
-
1下载：
基于System Generator 实现Xilinx FGPA的VGA显示模块，板块Nexys™ 3 Spartan-6 FPGA Board，可以直接把.bit文件下进去进行。
具体说明可以参考本人博客：http://www.openhw.org/wenlong0601/blog/12-03/239390_f7ef3.html-Based on the System Generator Xilinx FGPA VGA display module, the plate Nexy
-
-
0下载：
Lab 7 solution, system generator xilinx
-
-
0下载：
Xilinx System Generator : Smoothing
-
-
0下载：
labs of system generator
lab 1:Using Simulink Lab
-
-
0下载：
lab 2:Getting Started with Xilinx System
Generator
-
-
0下载：
lab 3 system generator : Signal Routing
-
-
0下载：
xilinx system genaerator lab 4
-
